2818,2

Portet No.: LSI 01-490

PATENT

UNITED STATES PATENT AND TRADEMARK OFFICE

pplication of:

By the Examiner:

Michael Eneboe, et al.

Serial No.: 10/021,696

Filed: October 30, 2001

Group Art Unit:

Title: SYSTEM AND METHOD FOR OPTIMIZING AN INTEGRATED CIRCUIT DESIGN

Assistant Commissioner for Patents

Washington, D.C. 20231

CERTIFICATE OF MAILING UNDER 37 C.F.R. §1.8

I hereby certify that this correspondence is being deposited with the United States Postal Service on February 21, 2002, in a First Class envelope, with sufficient postage thereon, addressed to: Assistant Commissioner for Patents, United States Patent & Trademark Office, Washington, DC 20231.

Tenny (

Penny L. Flint

DATED: February 21, 2002

Dear Sir:

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Transmitted herewith is the Supplemental-Information Disclosure Statement. The original Information Disclosure Statement was filed on October 30, 2001. Applicant believes there is no fee for the filing of this Supplemental Information Disclosure Statement.

While it is believed that no fees are necessary, the Commissioner is hereby authorized to charge any additional fees which may be required for this submission, or credit any overpayment to Deposit Account No. 12-2252.

Applicant submits herewith patents, publications or other information of which he is aware, which he believes may be material to the patentability of this application and in respect of which there may be a duty to disclose in accordance with 37 CFR 1.56.

While this Information Disclosure Statement may be "material" pursuant to 37 CFR 1.56, it is not intended to constitute an admission that any patent, publication or other information referred to herein is "prior art" for this invention unless specifically designated as such.

In accordance with 37 CFR 1.97(g) the filing of this Information Disclosure Statement shall not be construed to mean that a search has been made or that no other material information as defined in 37 CFR 1.56(a) exists.

The attached form, PTO-1449, provides a listing of patents, publications, or other information as required by 37 CFR 1.98(a)(1).

A copy of each of these items on PTO-1449 is supplied herewith.

DATED: February 21, 2002.

Respectfully submitted,
Michael Eneboe et al.,
LSI Logic Corporation,

William J. Breen, III

Reg. No. 45,313

LEO PETERS
INTELLECTUAL PROPERTY LAW DEPARTMENT
LSI LOGIC CORPORATION
M/S D-106
1551 McCarthy Blvd.
Milpitas, CA 95035